Dynamic Hysteresis Loop and its Application to a Series Ferroresonance Circuit

Dynamic Hysteresis Loop and its Application to a Series Ferroresonance Circuit

フォーマット:

論文

責任表示:

Javora, Radek ; Iwahara, Masayoshi ; Yamada, Sotoshi

言語:

英語

出版情報:

金沢大学自然計測応用研究センター = Institute of Nature and Environmental Technology, Kanazawa University, 2002-01-01

著者名:

掲載情報:

金沢大学自然計測応用研究センター年報 = Annual report / Institute of Nature and Environmental Technology, Kanazawa University

ISSN:

1348-4648

巻:

1

通号:

2002

開始ページ:

117

終了ページ:

125

バージョン:

publisher

URL:

http://hdl.handle.net/2297/19379

タイトル・著者・出版者が同じ資料

詳細

受理日:	2002-01-01

類似資料:

1

2

3

4

5

6

7

8

9

10

11

12

1 論文 Dynamic Hysteresis Loop and its Application to a Series Ferroresonance Circuit 金沢大学自然計測応用研究センター	7 論文 Application of giant magnetoresistive sensor for nondestructive evaluation Yamada, Sotoshi, Chomsuwan, K., Iwahara, Masayoshi Institute of Electrical and Electronics Engineers (IEEE)
2 論文 Dynamic Hysteresis Loop and its Application to a Series Ferroresonance Circuit 金沢大学自然計測応用研究センター	8 論文 Application of the Repulsive-Type Magnetic Bearing for Manufacturing Micromass Measurement Balance Equipment Hussien, A.A., Yamada, Sotoshi, Iwahara, Masayoshi Institute of Electrical and Electronics Engineers IEEE
3 論文 Characterized Hysteresis Model and a Magnetic Pulse Compression Circuit Iwahara, Masayoshi, Yamada, Sotoshi Hans Publishers (汉斯出版社)	9 論文 Inspection of bare printed circuit board using planar type ect probe Yamada, Sotoshi, Iwahara, Masayoshi, Fukuda, Y., Taniguchi, T., Wakiwaka, H. AIP Publishing
4 論文 Application of Eddy-Current Testing Technique for High-Density Double-Layer Printed circuit Board Inspection Chomsuwan, K., Yamada, Sotoshi, Iwahara, Masayoshi, Wakiwaka, H., Shoji, S. Institute of Electrical and Electronics Engineers IEEE	10 論文 Novel Eddy Current Testing Sensor for the Inspection of Printed Circuit Boards Kacprzak, D., Taniguchi, T., Nakamura, N., Yamada, Sotoshi, Iwahara, Masayoshi Institute of Electrical and Electronics Engineers IEEE
5 論文 Application of Eddy-current testing technique for high-density double-layer printed circuit board inspection Chomsuwan, K., Yamada, Sotoshi, Iwahara, Masayoshi, Wakiwaka, H., Shoji, S. IEEE	11 論文 Wavelet-Based Processing of ECT Images for Inspection of Printed Circuit Board Taniguchi, T., Kacprzak, D., Yamada, Sotoshi, Iwahara, Masayoshi Institute of Electrical and Electronics Engineers IEEE
6 論文 A Numerical Method for Analyzing a Passive Fault Current Limiter Considering Hysteresis Mukherjee, A., Yamada, Sotoshi, Iwahara, Masayoshi, Mukhopadhyay, S.C. Institute of Electrical and Electronics Engineers IEEE	12 論文 Introduction of a Base-Model for Eddy Current Testing of Printed Circuits Boards Bayani, H., Nishino, M., Yamada, Sotoshi, Iwahara, Masayoshi Institute of Electrical and Electronics Engineers IEEE